

HT24LC04 CMOS 4K 2-Wire Serial EEPROM

Features

- · Operating voltage:
 - 2.2V~5.5V for temperature -40° C to $+85^{\circ}$ C
- Low power consumption
 - Operation: 5mA max.
 - Standby: 2μA max.
- Internal organization: 512×8
- 2-wire serial interface
- Write cycle time: 5ms max.
- Automatic erase-before-write operation


- · Partial page write allowed
- 16-byte page write modes
- Write operation with built-in timer
- Hardware controlled write protection
- 40-year data retention
- 10⁶ erase/write cycles per word
- Industrial temperature range (–40°C to +85°C)
- 8-pin DIP/SOP/TSSOP package

General Description


The HT24LC04 is a 4K-bit serial read/write non-volatile memory device using the CMOS floating gate process. Its 4096 bits of memory are organized into 512 words and each word is 8 bits. The device is optimized for use in many industrial and commercial applications where

low power and low voltage operation are essential. Up to four HT24LC04 devices may be connected to the same two-wire bus. The HT24LC04 is guaranteed for 1M erase/write cycles and 40-year data retention.

Block Diagram



Pin Assignment





Pin Description

Pin Name	I/O	Description
A0~A2	ı	Address inputs
VSS	_	Negative power supply
SDA	I/O	Serial data inputs/output
SCL	ı	Serial clock data input
WP	ı	Write protect
VCC	_	Positive power supply

Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to V _{SS} +6.0V	Storage Temperature50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature0°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Cumbal	Parameter	Test Conditions		Min.	Tun	Max.	Unit
Symbol	Parameter	Vcc	Conditions	IVIII.	Тур.	IVIAX.	Oilit
V _{CC}	Operating Voltage	_	-40°C to +85°C	2.2	_	5.5	V
I _{CC1}	Operating Current	5V	Read at 100kHz	_	_	2	mA
I _{CC2}	Operating Current	5V	Write at 100kHz	_	_	5	mA
V _{IL}	Input Low Voltage	_	_	-1	_	0.3V _{CC}	V
VIH	Input High Voltage	_	_	0.7V _{CC}	_	V _{CC} +0.5	V
V _{OL}	Output Low Voltage	2.4V	I _{OL} =2.1mA	_	_	0.4	V
ILI	Input Leakage Current	5V	V _{IN} =0 or V _{CC}	_	_	1	μΑ
I _{LO}	Output Leakage Current	5V	V _{OUT} =0 or V _{CC}	_	_	1	μΑ
I _{STB}	Standby Current	2.2V~ 5.5V	V _{IN} =0 or V _{CC}	_	_	2	μА
C _{IN}	Input Capacitance (See Note)	_	f=1MHz 25°C	_	_	6	pF
C _{OUT}	Output Capacitance (See Note)	_	f=1MHz 25°C	_	_	8	pF

Note: These parameters are periodically sampled but not 100% tested $\,$

Rev. 1.60 2 May 6, 2010



A.C. Characteristics

Symbol Parameter		Remark		dard de*	V _{CC} =3V±10%		V _{CC} =5V±10%		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
f _{SK}	Clock Frequency	_	_	100	_	400	_	1000	kHz
tHIGH	Clock High Time	_	4000	_	600	_	400	_	ns
t _{LOW}	Clock Low Time	_	4700	_	1200	_	600	_	ns
t _r	SDA and SCL Rise Time	Note	_	1000	_	300	_	300	ns
t _f	SDA and SCL Fall Time	Note	_	300	_	300	_	100	ns
t _{HD:STA}	START Condition Hold Time	After this period the first clock pulse is generated	4000	_	600	_	250	_	ns
t _{SU:STA}	START Condition Setup Time	Only relevant for repeated START condition	4000	_	600	_	250	_	ns
t _{HD:DAT}	Data Input Hold Time	_	0	_	0	_	_	_	ns
t _{SU:DAT}	Data Input Setup Time	_	200	_	100	_	100	_	ns
t _{SU:STO}	STOP Condition Setup Time	_	4000	_	600	_	250	_	ns
t _{AA}	Output Valid from Clock	_	_	3500	_	900	50	550	ns
t _{BUF}	Bus Free Time	Time in which the bus must be free before a new trans- mission can start	4700	_	1200	_	500	_	ns
t _{SP}	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	_	100	_	50	_	50	ns
t _{WR}	Write Cycle Time	_	_	5		5	_	5	ms

Note: These parameters are periodically sampled but not 100% tested

For relative timing, refer to timing diagrams

Functional Description

• Serial clock (SCL)

The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.

· Serial data (SDA)

The SDA pin is bidirectional for serial data transfer. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.

• A0, A1, A2

The HT24LC04 uses the A2 and A1 inputs for hard wire addressing and a total of four 4K devices may be addressed on a single bus system. The A0 pin is not connected. (The device addressing is discussed in detail under the Device Addressing section).

• Write protect (WP)

The HT24LC04 has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when connected to the

 $V_{\text{SS}}.$ When the write protect pin is connected to Vcc, the write protection feature is enabled and operates as shown in the following table.

WP Pin Status	Protect Array		
At V _{CC}	Full Array (4K)		
At V _{SS}	Normal Read/Write Operations		

Memory Organization

 HT24LC04, 4K Serial EEPROM Internally organized with 512 8-bit words, random word addressing requires a 9-bit data word address.

Device Operations

· Clock and data transition

Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition.

^{*} The standard mode means V_{CC} = 2.2V to 5.5V at Ta= -40°C to +85°C



· Start condition


A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram).

· Stop condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition Timing Diagram).

Acknowledge

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.



Device Addressing

The 4K EEPROM devices require an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits (refer to diagram showing the Device Address). This is common to all the EEPROM device.

The next three bits are the A2, A1 and A0 device address bits for the 1K/2K EEPROM. These three bits must compare to their corresponding hard-wired input pins.

The 4K EEPROM only use the A2 and A1 device address bits with the third bit as a memory page address bit. The two device address bits must compare to their corresponding hardwired input pins. The A0 pin is not connected.

The 8th bit of device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the comparison of the device address succeed the EEPROM will output a zero at ACK bit. If not, the chip will return to a standby state.



Write Operations


· Byte write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the non-volatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until the write is completed (refer to Byte write timing).

· Page write

The 4K device is capable of 16-byte page writes. A page write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges the receipt of the first data word, the microcontroller can transmit up to fifteen more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition.


The data word address lower four bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location (refer to Page write timing).





· Acknowledge polling

To maximize bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.



Acknowledge Polling Flow

· Write protect

The HT24LC04 has a write-protect function and programming will then be inhibited when the WP pin is connected to VCC. Under this mode, the HT24LC04 is used as a serial ROM.

· Read operations


The HT24LC04 supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to "1".

· Current address read


The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read from the last byte of the last memory page to the first byte of the first page. The address roll over during write from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller should respond with a "no ACK" signal (high) followed by a stop condition (refer to Current read timing).

· Random read

A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a "no ACK" signal (high) followed by a stop condition (refer to Random read timing).



Current Read Timing




Random Read Timing



· Sequential read


Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data


words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller responds with a "no ACK" signal (high) followed by a stop condition.



Sequential Read Timing

Timing Diagrams





Note: The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.

Rev. 1.60 6 May 6, 2010



Package Information

8-pin DIP (300mil) Outline Dimensions








Complete al	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	0.355	_	0.375	
В	0.240	_	0.260	
С	0.125	_	0.135	
D	0.125	_	0.145	
E	0.016	_	0.020	
F	0.050	_	0.070	
G	_	0.100	_	
Н	0.295	_	0.315	
I	_	0.375	_	

Symbol	Dimensions in mm				
	Min.	Nom.	Max.		
A	9.02	_	9.53		
В	6.10	_	6.60		
С	3.18	_	3.43		
D	3.18	_	3.68		
E	0.41	_	0.51		
F	1.27	_	1.78		
G	_	2.54	_		
Н	7.49	_	8.00		
I	_	9.53	_		



8-pin SOP (150mil) Outline Dimensions








• MS-012


Symbol	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
A	0.228	_	0.244		
В	0.150	_	0.157		
С	0.012	_	0.020		
C'	0.188	_	0.197		
D	_	_	0.069		
E	_	0.050	_		
F	0.004	_	0.010		
G	0.016	_	0.050		
Н	0.007	_	0.010		
α	0°	_	8°		


Symbol	Dimensions in mm				
Symbol	Min.	Nom.	Max.		
A	5.79	_	6.20		
В	3.81	_	3.99		
С	0.30	_	0.51		
C'	4.78	_	5.00		
D	_	_	1.75		
E	_	1.27	_		
F	0.10	_	0.25		
G	0.41	_	1.27		
Н	0.18	_	0.25		
α	0°	_	8°		



8-pin TSSOP Outline Dimensions








Cymahal	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
Α	0.041	_	0.047		
A1	0.002	_	0.006		
A2	0.031	_	0.041		
В	_	0.010	_		
С	0.004	_	0.006		
D	0.114	_	0.122		
E	0.244	_	0.260		
E1	0.169	_	0.177		
е	_	0.026	_		
L	0.020	_	0.028		
L1	0.035	_	0.043		
у	_	_	0.004		
θ	0°	_	8°		

Symbol	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	1.05	_	1.20	
A1	0.05	_	0.15	
A2	0.80	_	1.05	
В	_	0.25	_	
С	0.11	_	0.15	
D	2.90	_	3.10	
E	6.20	_	6.60	
E1	4.30	_	4.50	
е	_	0.65	_	
L	0.50	_	0.70	
L1	0.90	_	1.10	
у	_	_	0.10	
θ	0°	_	8°	



Product Tape and Reel Specifications

Reel Dimensions




SOP 8N, TSSOP 8L

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0+0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	12.8 ^{+0.3/-0.2}
T2	Reel Thickness	18.2±0.2



Carrier Tape Dimensions



SOP 8N

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0 ^{+0.3/-0.1}
Р	Cavity Pitch	8.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.10
D1	Cavity Hole Diameter	1.50+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
В0	Cavity Width	5.2±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	9.3±0.1

TSSOP 8L

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0 ^{+0.3/-0.1}
Р	Cavity Pitch	8.0±0.1
Е	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	5.5±0.5
D	Perforation Diameter	1.5 ^{+0.1/-0.0}
D1	Cavity Hole Diameter	1.5 ^{+0.1/-0.0}
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	7.0±0.1
В0	Cavity Width	3.6±0.1
K0	Cavity Depth	1.6±0.1
t	Carrier Tape Thickness	0.300±0.013
С	Cover Tape Width	9.3±0.1

Rev. 1.60 11 May 6, 2010



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057

Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright $\ensuremath{@}$ 2010 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.